TMOC: Time-Multiplexed Online Checking
via goleta06:
detection latency. In TMOC, a design is partitioned into modules, each of which has its own TMOC checker. One or more embedded, field-reprogrammable blocks are used as shared checker spaces. Several TMOC checkers for different modules are sequentially and periodically mapped into a shared field-reprogrammable checker space in a time interleaved fashion. TMOC can be applied to systems that can tolerate a certain level of fault detection latency and that implemented either solely in FPGA or …
Tags: ATS, checking, cost", DAC, design, ece, GSRC, Itc, low, multiplexed, online, overhead, resilience, SoC, SRC, TIME, TMOC, UCSB, VTS


RSS feed for comments on this post
Share your comments